

SAGA Registers



Overview

The SAGA Core has dedicated Registers in the following ranges :

- DE000x
- DFF1Ex
- DFF1Fx
- DFF3xx
- DFF4xx to DFF7xx

This registers are mainly used by the SAGA Drivers (RTG and SD drivers) and some other tools.

SAGA Registers

Below is the complete SAGA registers list :

| Register | Name | Access | Size | Description |
|----------|-------------------------------------|--------|-------|---|
| DE0000 | SAGA_SDCARD_DATA | RW | UBYTE | Read and Write Data |
| DE0004 | SAGA_SDCARD_CTL | W | UWORD | Write Control |
| DE0006 | SAGA_SDCARD_STAT | R | UBYTE | Read Status |
| DE000C | SAGA_SDCARD_CLK | W | UBYTE | Clock Speed |
| DE0008 | SAGA_CLOCK_COUNTER | R | ULONG | Read the number of cycles since last call |
| DFF1EC | SAGA_VIDEO_PLANEPTR | W | ULONG | Set the SAGA Video FrameBuffer Address |
| DFF1F4 | SAGA_VIDEO_MODE | W | UWORD | Set the SAGA Video Mode |
| DFF1F8 | SAGA_VIDEO_PLLW | W | UWORD | Set the SAGA Video PLLW |
| DFF1FA | SAGA_VIDEO_PLLR | R | UWORD | Set the SAGA Video PLLR |
| DFF300 | SAGA_VIDEO_HPIXEL | RW | UWORD | Set the SAGA Modeline HPIXEL |
| DFF302 | SAGA_VIDEO_HSSTRT | RW | UWORD | Set the SAGA Modeline HSSTRT |
| DFF304 | SAGA_VIDEO_HSSTOP | RW | UWORD | Set the SAGA Modeline HSSTOP |
| DFF306 | SAGA_VIDEO_HTOTAL | RW | UWORD | Set the SAGA Modeline HTOTAL |
| DFF308 | SAGA_VIDEO_VPIXEL | RW | UWORD | Set the SAGA Modeline VPIXEL |
| DFF30A | SAGA_VIDEO_VSSTRT | RW | UWORD | Set the SAGA Modeline VSSTRT |
| DFF30C | SAGA_VIDEO_VSSTOP | RW | UWORD | Set the SAGA Modeline VSSTOP |
| DFF30E | SAGA_VIDEO_VTOTAL | RW | UWORD | Set the SAGA Modeline VTOTAL |
| DFF310 | SAGA_VIDEO_HVSYNC | RW | UWORD | Set the SAGA Modeline HVSYNC |
| DFF400 | SAGA_VIDEO_CLUT [0] | W | ULONG | Set the SAGA First CLUT8 Color |

| Register | Name | Access | Size | Description |
|----------|---------------------------------------|--------|-------|-------------------------------|
| DFF7FC | SAGA_VIDEO_CLUT [255] | W | ULONG | Set the SAGA Last CLUT8 Color |
| DFF1F8 | SAGA_FLASH_READ | R | UWORD | SPI Flash Read data |
| DFF1FA | SAGA_FLASH_WRITE | W | UWORD | SPI Flash Write data |

Remarks

Video PLL and **SPI Flash** are mapped to the same registers.

This Bus is shared between several users. Selection is done by sending a **Magic Word**.

OCS/ECS/AGA Registers

For more informations about the original Amiga chipsets Registers :

- [Amiga Hardware Reference](#)
- [Amiga Hardware Manual Guide](#)

[Home](#) | [Links](#) | [SAGA](#) | [SAGA Registers](#)

From:

<https://wiki.apollo-accelerators.com/> - **Apollo Accelerators Public Wiki**

Permanent link:

https://wiki.apollo-accelerators.com/doku.php/saga_core_registers

Last update: **2016/06/09 11:24**

